Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance

نویسندگان
چکیده

برای دانلود رایگان متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Single, double and surround gate vertical MOSFETs with reduced parasitic capacitance

The vertical MOSFET structure is one of the solutions for reducing the channel length of transistors under 50 nm. Surround gates can be easily realised in vertical MOSFETs which offer increased channel width per unit silicon area. In this paper, a low overlap capacitance, surround gate, vertical MOSFET technology is presented. A new process that uses spacer or fillet local oxidation is develope...

متن کامل

Strained-Si single-gate versus unstrained-Si double-gate MOSFETs

Self-consistent full-band Monte Carlo simulations are employed to compare the performance of nanoscale strained-Si single-gate (SG) and unstrained-Si double-gate (DG) MOSFETs for a gate length of 25 nm. Almost the same on-current as in the DG-MOSFET can be achieved by strain in a SG-MOSFET for the same gate overdrive. This is due to the compensation of the higher electron sheet density in the t...

متن کامل

Modelling of Parasitic Capacitances for Single-gate, Double-gate and Independent Double-gate MOSFET

This paper discusses the type of capacitances for Single Gate MOSFET and Double Gate MOSFET including their quantity. The effect of parasitic capacitance makes double gate MOSFET more suitable component for the designing of digital logic switches than single gate MOSFET. Here, we introducing Independent double gate MOSFET operation based on VeSFET concept. Then introducing with the total capaci...

متن کامل

Reduction of Parasitic Capacitance in Vertical MOSFETs by Spacer Local Oxidation

Application of double gate or surround-gate vertical metal oxide semiconductor field effect transistors (MOSFETs) is hindered by the parasitic overlap capacitance associated with their layout, which is considerably larger than for a lateral MOSFET on the same technology node. A simple self-aligned process has been developed to reduce the parasitic overlap capacitance in vertical MOSFETs using n...

متن کامل

Drain Current Models for Single-Gate Mosfets & Undoped Symmetric & Asymmetric Double-Gate SOI Mosfets And Quantum Mechanical Effects: A Review

In this paper modeling framework for single gate conventional planar MOSFET and double gate (DG) MOSFETS are reviewed. MOS Modeling can be done by either analytical modeling or compact modeling. Single gate MOSFET technology has been the choice of mainstream digital circuits for VLSI as well as for other high frequency application in the low GHZ range. The major single gate MOS modeling methods...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

ژورنال

عنوان ژورنال: Solid-State Electronics

سال: 2004

ISSN: 0038-1101

DOI: 10.1016/j.sse.2003.09.019